《实验二除频器(divider).ppt》由会员分享，可在线阅读，更多相关《实验二除频器(divider).ppt（8页珍藏版）》请在三一办公上搜索。
1、實驗二 除頻器（divider),將電路版上振盪電路的輸出頻率，依需求除頻本實驗將實作除2、4、8，並以LED燈顯示,除頻器,Divider,clk,rst,clk_8,clk_4,clk_2,除2,除4,除8,振盪器頻率,reset,除頻程式範例,module div(clk,rst,clk_2,clk_4,clk_8);input clk,rst;output clk_2,clk_4,clk_8;reg cnt2;reg 1:0cnt4;reg 2:0cnt8;wire clk_2,clk_4,clk_8;always(posedge clk or negedge rst)if(!rst)
2、begin cnt2=0;cnt4=0;cnt8=0;end else begin cnt2=cnt2+1;cnt4=cnt4+1;cnt8=cnt8+1;endassign clk_2=cnt2;assign clk_4=cnt41;assign clk_8=cnt82;endmodule,Pin&Location Assignments,set_location_assignment PIN_29-to clkset_location_assignment PIN_165-to clk_1set_location_assignment PIN_166-to clk_2set_locatio
3、n_assignment PIN_167-to clk_4set_location_assignment PIN_168-to clk_8set_location_assignment PIN_240-to rst,Note:程式須要修改增加clk_1(原頻率）,修改後程式,module div(clk,rst,clk_2,clk_4,clk_8);input clk,rst;output clk_2,clk_4,clk_8;reg cnt2;reg 1:0cnt4;reg 2:0cnt8;wire clk_2,clk_4,clk_8;always(posedge clk or negedge rst)if(!rst)begin cnt2=0;cnt4=0;cnt8=0;end else begin cnt2=cnt2+1;cnt4=cnt4+1;cnt8=cnt8+1;endassign clk_1=rstendmodule,Homework,Design a clock divider to divide a clock frequency by 100.,
